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ABSTRACT 
The process vanaons m semconductor manufactunng process can transform 
the most mnnovave integrated clrcmt deslgn mto frulure Due to the design's sensltwty to 
p m s  vanaons, parametric yeld comes down Increasmg the pararnetnc yleld IS a challenge 
that IS wlth m the c~rcult designer's realm Unllke the digltal circult, which is typically 
optimized only for speed and power, an analog circuit IS designed to meet as many as 
5-10 performance metncs. As a result the impact of the process vanations could be 
more severe. This calls for a proactive and deterministic way to deal with the 
performance and yleld, during the inltial design phase and not after first sillcon This 
leads toward the statistical design When the goal of IC deslgn 1s high yield ~t should 
be based on robust parameter design that is insensitive to process vanations In the 
rnanufactunng process. In this work an attempt u made to design and optimize the 
circuit performance using statlstlcal techniques. A statistical design methodology IS 
descnbed to achieve robust parameter design 
In any product/process there will be two types of factors control 
factors and noise factors These two factors jointly affect the system performance In 
Taguchi's robust parameter deslgn, the control factors are varied In such a way that 
the effect of nolse factors on the system performance is minlmlzed To do so, a model 
that relates the control and noise factors wlth system performance factors is needed. 
The noise factors In our case are the unavoidable process vanatlons, and control 
factors are the factors that are under the control of the clrcuit des~gner, W, L, Spacing 
The performance factorlfactors are the vanance In the output performance of the 
clrcuit Once control, noise, and performance factors are identified, a model, which 
can relate these factors, is needed With this model the designer can tweak the control 
factors in such a way that the effect of noise factors on the circult performance 1s 
minimal The advantage of this k~nd of design is that the designer can have an 
estimate of the process vmations, and how they affect the c~rcuit performance 
Mechanistic model can not be used to relate control, noise, and 
performance factors, as the underlying process, semiconductor manufacturing process 
in this case, IS not completely understood An empirical model is needed to be 
employed To bu~ld an empirical model, response surface study IS done on the circult, 
using Response Surface Methodology (RSM) Des~gn of Experiments (DOE), wh~ch 
provides a systematic experimentation strategy, is employed to perform expenments 
that wlll enable us in bullding emp~ncal model To account for process vmations in 
the circuit simulation, the Stabstical MOS (SMOS) model IS used This SMOS Model 
is capable of bringing the process variations into circuit simulations The statistical 
techniques Taguchi's robust parameter design, Response Surface Methodology, and 
Design of Expenments are bed into a framework called Statzstzcal Destgn 
Methodology for effective stat~stical design The Stat~st~cal Design Methodology is 
described in thls thesis 
The response surface study IS done m phases In first phase, also called 
Phase-0, the factors screening is done to reduce the number of factors A low-level 
expenment called Placket-Burman expenment is used for this purpose In Phase-1 the 
factors that are screened in Phase-0 are thoroughly examlned using a hlgh-level 
experiment called Box-Behnken design expenment This expenment results an 
empirical model that relates the control, noise, performance factors. In the consequent 
phase called Phase-2, this emplncal model is used to plot responselcontour plots 
These plots ult~mately aid the designer m choosing the optlmai parameter values 
A vanety of CMOS circuits are chosen as test cases to demonstrate the statisbcal 
design methodology Slnce the random process variahons do not scale down with supply 
voltage, low voltage clrcuits are worst affected, and are of interest in thls thesis. These clrcuts 
include Current rmrror, low-voltage CMOS square-law cell, low-voltage transconductor, 
mulupher, and opemonal amplifier In the first step called as nomnal design step the above 
cmuits are designed to meet the requ~red performance specficatlons h the next step called as 
stat~st~cal design step, the above c ~ u 1 t s  are stat~sucally exarmned to o p t I m  for yield and 
vanabihty Tt.lls statstIcal exanmaon results m p d c h o n  and o p m o n  of yleld and 
vanabllity The results of ophmmhon are presented The final objective of this work 
besides keeping the functional yleld high is to give flexibility to the designer, In 
finding the optimum size of the transistors The response surfaces plotted using RSM 
will provide such flexibility 
F~nally, the new paradigm in this work is vanation modeling and 
reduction This is done using the statistical techniques that are more popular in 
manufactunng technology, including semiconductor manufacturing, but not much in 
the circuit design techniques The simulafions done are. for MOSIS 2p n-well 
technology, because the statistical model parameters are available only for this 
technology 
